ALPS: An Automatic Layouter for Pass-Transistor Cell Synthesis

نویسندگان

  • Yasuhiko Sasaki
  • Kunihito Rikino
  • Kazuo Yano
چکیده

The layout s y n t h e s i s for pass transistor c e l l s (PTCs) i s different from that for CMOS c e l l s because o f the various s i z e s o f transistors used in a PTC and the imbalance i n the number o f pMOS and nMOS transis tors . This makes i t d i f f icult t o app ly c o m m o n l y used l inear transistor placement t o PTC layout . Moreover, the mixed placement with CMOS cel ls restricts the layout freedom o f PTCs. Therefore a sandwiched selector structure and pass-transistor graph search are proposed for enab l ing a multi-row transistor layout and an e f f i c i en t search algorithm for the di f fus ion layer sharing problem. Pass-transistor c e l l s generated b y ALPS (automatic l ayouter for pass-transistor c e l l s y n t h e s i s ) are confirmed t o have a lmos t the same area dens i ty as that o f manual ly des igned ce l l s .

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Decision Diagrams and Pass Transistor Logic Synthesis

Since the relative importance of interconnections increases as feature size decreases, standard-cell based synthesis becomes less effective when deep-submicron technologies become available. Intra-cell connectivity can be decreased by the use of macro-cells. In this work we present methods for the automatic generation of macro-cells using pass transistors and domino logic. The synthesis of thes...

متن کامل

PTM: A Technology Mapper for Pass-Transistor Logic

Pass-Transistor Mapper (PTM), a logic synthesis tool speci cally designed for passtransistor based logic library that has only three basic cells, is reported. It exploits the close relationship between BDD representation of logic and the structure of pass-transistor logic cells to ensure e cient technology mapping. BDD variable order optimization is achieved through a genetic algorithm with dyn...

متن کامل

A Survey for Pass-Transistor Logic Technologies - Recent Researches and Developments and Future Prospects (Embedded Tutorial)

The objective of this embedded tutorial is to give an overview for the state of the art of the pass-transistor logic technologies and their future prospects. The talk gives a survey summary for recent researches and developments on the pass-transistor logic technologies based on more than 100 surveyed papers that have been published after 1983. The number of publications has been rapidly increa...

متن کامل

The 6 th Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI'96) A Logic Synthesis System for the Pass-Transistor Logic SPL

| This paper describes a dedicated logic synthesis system for a new pass-transistor logic SPL which we have proposed for a highly power conscious mobile computing use. SPL has special two features that are the use of a long series of NMOS pass-transistors without intermediate bu ers and its \single-rail" circuit structure . The system performs a BDD-based circuit synthesis, which includes a new...

متن کامل

Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic

Recently reported logic style comparisons based on full-adder circuits claimed complementary pass-transistor logic (CPL) to be much more power-efficient than complementary CMOS. However, new comparisons performed on more efficient CMOS circuit realizations and a wider range of different logic cells, as well as the use of realistic circuit arrangements demonstrate CMOS to be superior to CPL in m...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998